## LINE CACHE CONTROLLER

#### FIELD OF THE INVENTION

[0001] The present invention relates to line cache, and more particularly to line cache, line cache controllers and embedded processor systems.

### BACKGROUND OF THE INVENTION

[0002] Cache is a special type of memory in which frequently used data values and/or instructions are duplicated to reduce latency. When requesting instructions, a central processing unit (CPU) sends a read request. If the data or instructions are located in the cache, the CPU receives the data without delay, which reduces latency. If the data or instructions are not located in cache, the data or instructions are retrieved from higher latency memory. Typically the CPU stands by while the data is retrieved directly and/or stored in cache.

### SUMMARY OF THE INVENTION

[0003] A line cache control system controls data flow between a line cache, a first central processing unit (CPU) and first and second memory devices. A first line cache interface that is associated with the first CPU receives a first program read request from the first CPU and generates a first address

23624

from the first program read request. A first memory interface communicates with the first memory device. A second memory interface communicates with the second memory device. A switch selectively connects a line cache to one of the first and second memory interfaces. When the line cache receives the first address, the line cache compares the first address to stored addresses in the line cache, returns data associated with the first address if a match occurs, and retrieves data from one of the first and second memory devices if a miss occurs.

[0004] In other features, the first memory device is RAM. The second memory device is flash memory. A second line cache interface that is associated with a second CPU receives a second program read request from the second CPU and generates a second address from the second program read request. A line cache arbitration device communicates with the first and second line cache interfaces and the line cache and resolves line cache access conflicts between the first CPU and the second CPU.

[0005] In still other features, a first direct interface is associated with the first CPU. The first memory interface includes a second direct interface that communicates with the first direct interface. The first and second direct interfaces allow the first CPU to at least one of read and write data directly to the first memory device.

[0006] In still other features, a third direct interface is associated with the second CPU. The second memory interface includes a fourth direct interface that communicates with the third direct interface. The third and fourth direct

interfaces allow the second CPU to at least one of read and write data directly to the second memory device.

[0007] In still other features, a direct read/write arbitration device resolves direct memory access conflicts between the first and third direct interfaces.10. The first CPU is a host processor for a hard disk drive and the second CPU is a servo processor for the hard disk drive.

[0008] In other features, the line cache includes line cache memory that stores data. A content addressable memory (CAM) stores addresses associated with the data stored in the line cache memory. A line cache module includes a line cache state machine that determines when one of a hit and a miss occurs and manages retrieval of data from the first and second memory devices when the miss occurs.

[0009] In other features, the line cache memory includes multiple pages. The line cache module allows one page to be accessed by one of the first CPU and the second CPU while the other of the first CPU and the second CPU is waiting for data retrieval in another page. A least used page device identifies a least used page in the line cache. The least used page device replaces the least used page with data retrieved from one of the first and second memory devices when a miss occurs.

[0010] Further areas of applicability of the present invention will become apparent from the detailed description provided hereinafter. It should be understood that the detailed description and specific examples, while indicating

the preferred embodiment of the invention, are intended for purposes of illustration only and are not intended to limit the scope of the invention.

## BRIEF DESCRIPTION OF THE DRAWINGS

- [0011] The present invention will become more fully understood from the detailed description and the accompanying drawings, wherein:
- [0012] FIG. 1 is a functional block diagram of a line cache controller for multiple memory devices and a single CPU according to the present invention;
- [0013] FIG. 2 is a functional block diagram of a line cache controller for multiple memory devices and multiple CPUs according to the present invention;
- [0014] FIG. 3 illustrates virtual CPU address space for the system of FIG. 2;
- [0015] FIG. 4 is a functional block diagram illustrating the line cache controller of FIG. 1 in further detail;
- [0016] FIG. 5 are waveform diagrams illustrating control and data signals of FIG. 4;
- [0017] FIG. 6 is a line cache control path diagram for the line cache controller of FIG. 2;
- [0018] FIG. 7 is a line cache data path diagram for the line cache controller of FIG. 2;
- [0019] FIG. 8 is a functional block diagram of the line cache controller for FIGs. 1 and 2;

- [0020] FIG. 9 is a functional block diagram of cache RAM;
- [0021] FIG. 10 illustrates address mapping used in the line cache;
- [0022] FIG. 11 illustrates an exemplary circuit for the generation of the addresses used in the line cache;
- [0023] FIG. 12 illustrates an exemplary circuit used to identify a least used page;
- [0024] FIG. 13 is a state diagram for the line cache state machine of FIG. 8;
- [0025] FIG. 14 illustrates modifications of the line cache state machine of FIG. 13 using internal states of the CPU;
- [0026] FIG. 15 is a functional block diagram of a line cache controller for a single memory device such as flash memory;
- [0027] FIG. 16 illustrates a line cache state machine for the line cache controller of FIG. 15;
- [0028] FIGs. 17A-17D illustrate hit and miss examples for the state machine of FIG. 16;
- [0029] FIG. 18 are waveform diagrams illustrating timing during a hit for the state machine of FIG. 16;
- [0030] FIG. 19 are waveform diagrams illustrating timing during a miss after miss for the state machine of FIG. 16;
- [0031] FIG. 20 are waveform diagrams illustrating timing during a miss for the state machine of FIG. 16;

[0032] FIG. 21 are waveform diagrams illustrating timing during a hit when the fetching of a first miss is in progress for the state machine of FIG. 16.

[0033] FIG. 22 illustrates steps of a simplified functional block diagram for hit and misses; and

[0034] FIG. 23 illustrate address mapping and pointer descriptions for the line cache controller of FIG. 15.

# DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0035] The following description of the preferred embodiment(s) is merely exemplary in nature and is in no way intended to limit the invention, its application, or uses. For purposes of clarity, the same reference numbers will be used in the drawings to identify the same elements.

[0036] A line cache controller according to the present invention allows line cache parameters such as the number of lines and pages to be changed to fit a particular application. The line cache controller also allows the same line cache to be used by one or more processors and one or more types of higher latency memory such as flash, DRAM, SDRAM, and other RAM. Exemplary processors include host and servo processors in disk drive applications, although other types of processors and applications may be used. For example, Advanced Risc Machine (ARM) processors may be used.

[0037] Referring now to FIG. 1, an embedded processor or central processing unit (CPU) 50 includes a line cache interface 52 and a direct memory

interface 54. The line cache interface 52 communicates with line cache 58. A device switch 64 selects either a buffer memory interface 66 or a flash memory interface 70 based on address data output by the CPU 50.

[0038] The buffer memory interface 66 includes a direct read/write interface 74 and a line cache interface 78. The direct read/write interface 74 is connected to the direct memory interface 54 of the CPU 50. The line cache interface 78 is selectively connected by the device switch 64 to the line cache 58, as will be described below. The buffer memory interface 66 is connected to buffer memory 79.

[0039] The flash memory interface 70 includes a burst read interface 80 that is connected to the device switch 64. An Information Read/Program (IRd/PROG) interface 84 is connected to the direct memory interface 54. The flash memory interface 70 is connected to flash memory 86. The buffer memory 79 preferably includes buffer RAM such as SDRAM, DDRAM or other RAM. The flash memory 86 includes any type of flash memory. In one embodiment, the flash memory 86 is made in accordance with "Flash Memory Module", U.S. Patent Application Serial No. 10/348,091, filed January 21, 2003, which is commonly assigned and is hereby incorporated by reference.

[0040] The device switch 64 allows the line cache 58 to be used with both the buffer memory 79 and the flash memory 86. The direct memory interface 74 can be maintained for data access without flushing the contents of the line cache 58. The IRd/Prog interface 84 allows data to be directly read from

or written to the flash memory 86. A cache address tag that is used by the CPU 50 and the line cache 58 is a virtual address for both the buffer memory 79 and flash memory 86.

[0041] Referring now to FIG. 2, the line cache interfaces 52-1 and 52-2 of the host and servo CPUs 50-1 and 50-2, respectively, are connected by a line cache arbitration device 100 to the line cache 58. While host and servo processors are shown, other types of processors may be used. The line cache arbitration device 100 resolves line cache conflicts that occur between the CPUs 50-1 and 50-2, as will be described more fully below. A priority scheme may be employed. For example, in disk drive applications, the servo CPU 50-2 may have priority over the host CPU 50-1, although other priority schemes may be employed.

[0042] A direct read/write arbitration device 104 connects the direct interfaces 54-1 and 54-2 of the CPUs 50-1 and 50-2 to the buffer memory interface 66. The direct read/write arbitration device 104 resolves read/write memory access conflicts for the buffer memory 79.

[0043] The line cache arbitration device 100 allows both the host and servo CPUs 50-1 and 50-2 to retrieve data and/or code from the line cache 58. In some implementations, the line cache 58 includes 4 lines of 8 x 32 bits, although other numbers of cache lines and line sizes/widths can be used. The device switch 64 allows the line cache 58 to be used for both the buffer memory 79 and the flash memory 86. The direct interface 74 can be maintained for data

access without flushing out the contents of the line cache 58. The IRd/Prog interface 84 allows data to be directly read from or written to the flash memory 86. A cache address tag that is used by the CPU and the line cache is a virtual address for both the buffer and flash memories, as will be described below. Cache performance is related to the number of integrated cache lines. Two small cache RAMS are less effective than one larger one. In addition, flash and buffer memory execution usually originate from separate routines, therefore concurrent execution occurs infrequently.

[0044] Increasing the number of cache lines improves the "literal pool" mechanism of advanced risc machine (ARM) processor codes when ARM processors are employed. In determining the size of the line cache 58, line size is a function of fetch size from the memory controller. Larger line sizes increase "miss-wait" time. For heavy random codes, increased miss-wait times may produce unsatisfactory performance since most of the cache fetch time is wasted. Buffer page pointers are in memory mapped (CMR) space for extendability.

[0045] Referring now to FIG. 3, virtual dual CPU addressing space for the embodiment of FIG. 2 is shown. A host CPU address 110 generated by the host CPU 50-1 is input to the line cache arbitration device 100. A servo CPU address 114 generated by the servo CPU 50-1 is also input to the line cache arbitration device 100. The arbitration device 100 selects one of the requests when two occur at the same time. The host and servo CPU addresses 110 and

and 114 also include a memory select portion 122 containing one or more bits for selecting the target memory. For example, the first portion 120 may include bits [15:0] and the memory select portion may contain bit [16]. A first state of the memory select portions 122 and 126 selects the buffer memory 79 and a second state selects the buffer flash memory 86. The arbitration device 100 outputs a translated address 130 or 130' to the line cache 58.

[0046] When the buffer memory 79 is selected, the translated address 130 includes a memory select portion 134, which selects the buffer memory 79 as the target memory. The translated address 130 includes a second portion 136, which specifies an address in the buffer memory 79. For example, the second portion 136 may include bits [23:0], which may be mapped by multiplying the CPU address by two and adding a DRAM pointer, although other mapping techniques can be used.

[0047] When the flash memory 86 is selected, the translated address 130' includes a memory select portion 134', which selects the flash memory 86 as the target memory. A second portion 136' includes bits that specify the CPU address. For example, bits [16:0] may be used and may be mapped by multiplying the CPU address by two, although other mapping techniques may be used. Bit 17 specifies a flash page. The remaining bits 23:18 are don't care bits such as 0's or 1's or combinations thereof. For example, all 0's may be used. The device switch 64 selectively outputs the translated address 130 to the buffer

memory 79 or the translated address 130' to the flash memory 86. Data that is located at the translated address is returned by the memory 79 or 86.

[0048] Referring now to FIG. 4, line cache control logic is shown in further detail. A CPU interface 150 receives line cache map enable (LC Map En) and HADDR signals and generates line cache ready (LC\_HREADY) and line cache data (LC\_HDATA) signals, as will be described below. The CPU interface 150 outputs a translated address LCTagAdr to a content addressable memory (CAM) 154, which stores addresses of data that is currently stored in the line cache 58. If a hit (or match) occurs, data is returned. Otherwise, a miss occurs and the CPU is stalled while data is retrieved from the buffer memory 79 or flash memory 86. The LCTagAdr and an output of the CAM 154 are input to a multiplexer 156, which has an output that is connected to read and write controllers 160 and 164. The read controller 160 outputs a cache address (CacheAddr) to the line cache 58. The line cache 58 also receives a host clock (Hclk) signal.

[0049] A memory fetch controller 165 outputs a FetchReq signal to the write controller 164 when a miss occurs. The write controller 164 outputs a CacheWriteAddr to the line cache 58 and generates a device select signal for data and clock selectors 170 and 174, respectively. The data selector 170 selectively outputs data from the buffer memory 71 (BufCData) and from the flash memory (FCData) depending upon the state of the device select signal. The clock selector 174 selectively outputs clock signals from the buffer memory

(bf\_clk) and from the flash memory 86 (f\_clk) depending upon the state of the device select signal.

[0050] The device select signal of the write controller 164 also controls a first memory request/acknowledgement (Req/Ack) sync circuit 178 and a flash memory Req/Ack sync circuit 180. Both circuits 178 and 180 also receive the FetchReq signal from the memory fetch controller 165. The first and second memory Req/Ack sync circuits 178 and 180 generate a FetchDone signal when the memory fetch is complete.

[0051] In one embodiment, the buffer memory 79 is DRAM and generates a clock signal (bf\_clk) that is asynchronous at 200 MHz max. Control logic runs host clock (AHB) at 333 MHz max. The flash memory 86 is flash memory and has a clock signal f\_clk, which is divided from the host clock HClk.

[0052] As can be seen in FIG. 5, timing waveforms for the line cache 58 according to the present invention are shown. As can be appreciated, the line cache 58 can return a read for one page of the line cache 58 while another page of the line cache 58 is being written to. This ability to work in parallel decreases latency that is associated with the line cache 58. In addition, it can be seen that increasing the line size increases the line cache miss-wait time.

[0053] Referring now to FIG. 6, a line cache control path diagram is shown for multiple processors. A host CPU 200 generates a host program read signal h\_prd, which initiates a read request that is output to host buffer interface (HBIU) 202. The HBIU 202 also outputs a line cache arbitration request

(h\_lc\_arb\_req) to the line cache arbiter 204. The line cache arbiter 204 outputs an arbitration acknowledgement (h\_lc\_arb\_ack) to the HBIU 202 when the CPU 200 is selected by the line cache arbiter 204. The HBIU 202 outputs a CPU address (h\_p\_addr [15:0]), a DRAM pointer (h\_dram\_ptr [23:0]), or a flash memory page (h\_f\_pg) to a line cache arbiter 204.

[0054] A servo CPU 220 generates a servo program read signal (s\_prd), which initiates a read request that is output to a servo buffer interface (SBIU) 222. The SBIU 222 also outputs a line cache arbitration request (s\_lc\_arb\_req) to the line cache arbiter 204. The line cache arbiter 204 outputs an arbitration acknowledgement (h\_lc\_arb\_ack) to the SBIU 222 when the CPU 220 is selected by the line cache arbiter 204. The SBIU 222 outputs a CPU address (s\_p\_addr [15:0]), a DRAM pointer (s\_dram\_ptr [23:0]), or a flash memory page (s\_f\_pg) to the line cache arbiter 204.

[0055] The line cache arbiter 204 outputs a line cache map address (lc\_map\_addr[24:0]), which is the translated or virtual address as described above, to a line cache 230. The line cache arbiter 204 also outputs a line cache map enable (lc\_map\_en) signal to the line cache 230. The line cache 230 generates a line cache ready signal (lc\_ready) when the line cache is ready for data access.

[0056] The line cache 230 operates in accordance with a line cache state machine 234, as will be described below. The line cache 230 includes one

or more pages of line cache 236, a CAM/LUT 238 and a transfer counter 240. The line cache 230 and the line cache arbiter 204 receive a clock signal bf\_clk.

[0057] A lc\_mp-addr[24] bit is used to control a selector or mux 244, which selects between the bf\_clk and f\_clk signals depending on whether the buffer memory or flash memory is being used. The lc\_map-addr[24] bit is also used to control a selector or mux 246, which selectively outputs a lc\_req signal from the line cache 230 to either a buffer manager line cache interface (BF\_LC\_IF) 250 or a flash memory line cache interface (F\_LC\_IF) 254 (through one or more intermediate circuits). The lc\_map-addr[24] bit is also used to control a selector or mux 248, which selectively controls the input of acknowledgment signals that are generated by the interfaces 250 and 254 to the line cache 230. A synchronizer 260 synchronizes outputs of the BM\_LC\_IF 250 due to the use of different clocks. The line cache 230 also outputs the lc\_addr[24:0] directly to the interfaces 250 and 254 as shown in FIG. 6.

[0058] Referring now to FIG. 7, a line cache data path diagram is shown. The BM\_LC\_IF 250 outputs a buffer data signal (bf2up\_rdat[31:0]) to the line cache 230 when the buffer ack (bf\_2up\_ack) is present. The F\_LC\_IF interface 254 outputs f\_rdata[15:0] when the flash ack (fc\_ack) is present to the line cache 230.

[0059] The line cache 230 outputs lcrdat[15:0] and lc\_rdat[31:16] to a selector or mux 268, which is controlled by lc\_map\_addr[1]. While the data is output in two 16 bit words due to the use of 16 bit processors, 32 bit and other

types of processors can be used. The memory size can also be varied above and below 32 bits. An output of the selector 268 is input to the host and/or servo CPU as hc pdi[15:0] and sc pdi[15:0], respectively. Selection of the host and servo CPU is made by outputs of OR gates 274 and 278, which receive host buffer or flash ack (h\_buf\_ack and h\_fc\_ack) or servo buffer or flash ack (s\_buf\_ack and s\_fc\_ack) signals, respectively as inputs.

[0060] Referring now to FIG. 8, a block diagram of the line cache 230 is shown. The line cache 230 includes the line cache state machine 234, the CAM 238, a least used page generator 279 (which identifies the least used page), a data ready circuit 281 (which generates a data\_ready signal) and a last count circuit 283 (which generates a last\_cnt signal). The data\_ready signal is set when the requested data from the buffer or flash is retrieved, stored in the cache and ready to be used by the requesting CPU.

[0061] The data ready circuit 284 includes a sync circuit 287, which receives bf\_lc\_ack signal and the cpu\_clk signal. An output of the sync circuit 287 is input to a multiplexer 288, which also receives a flash line cache ack (f\_lc\_ack) signal and which outputs a line cache ack (lc ack) signal to a write controller 289. The write controller 289 also receives a multiplexed clock signal (either bm\_clk or f\_clk) output of a multiplexer 290. The write counter 289 outputs a write count signal wr\_cnt[2:0] to a comparator 291, which compares wr\_cnt[2:0] to entry\_addr[2:0]. If the wr\_cnt[2:0] is greater than or equal to entry\_addr[2:0], then the data is ready. A sync circuit 293 (which receives

cpu\_clk) and multiplexer 294 (with buf\_sel as control) output a data\_ready signal to the line cache state machine 234.

[0062] The wr\_cnt[2:0] signal is also output to a sync circuit 295 (which receives cpu\_clk) and a multiplexer 296 (with buf\_sel as control), which generate the last\_cnt signal. The CAM 238 and least used page circuit 279 are described further below in conjunction with FIGs. 9-11.

[0063] Referring now to FIG. 9, a multiplexer 300 (with buf\_sel) as the input selects between the buffer and flash memory data when writing data to cache memory 301. Latching flip flop 302 temporarily latches the data f\_lc\_dat[15:0] until both the f\_lc\_ack and f\_clk signals are high. Latching flip flop 304 temporarily latches the data bm\_lc\_dat[31:0] until both the bm\_lc\_ack and bm\_clk signals are high. When a hit occurs, the fetched\_pg\_addr is sent to the cache memory 301. Cache\_hit\_data[31:0] is returned to the requesting processor and cam\_hit\_addr[1:0] and tag\_addr[2:0] are also returned. Data from the memory can also bypass the cache memory 301 via flip flop 308 and multiplexer 309.

[0064] Referring now to FIG. 10, mapping of addresses is shown. The MSB of the lc\_map\_addr\_lat[24:5] are defined as cam\_search addr[19:0]. Bits [4:2] are the tag\_addr[2:0]. Α fetch\_addr corresponds to {lc\_map\_addr\_lat[23:5],0,0,0,0,0,0}. An entry\_addr[2:0] corresponds to fetch\_addr[4:2].

[0065] In FIG. 11, the generation of the addressing signals is shown. D-type flip flops 320 and 324 are shown, although other circuits may be used. A D input of the flip flop 320 receives lc\_map\_addr[24:0] and an E input receives lc\_map\_en. A Q output of the flip flop 320 (lc\_map\_addr\_lat[24:0]) is input to a D input of the flip flop 324. An E input of the flip flop receives int\_fetch\_req. A Q output of the flip flop 324 outputs lc\_req\_addr[24:0], from which fetch\_addr[23:0], entry\_addr[2:0] and buf\_sel {corresponding to lc\_map\_addr[24]} are generated.

[0066] Referring now to FIG. 12, cam\_hit\_addr hit and cpu\_clk signals are output to a least used page select device 330 and a flip flop 334. The least used page select device 330 tracks usage of pages stored in cache. For example, the least used page select device 330 can include a counter for each page. The least used page select device 330 increments the counter associated with a page each time that the page is hit. When a miss occurs, the page with the lowest counter value is selected as the least used page. The fetched page is stored at the address of the recently identified least used page and the associated counter is reset.

[0067] Referring now to FIG. 13, on reset the line cache state machine 234 transitions to an Idle state. When Ic\_map\_en is set, the line cache state machine 234 transitions from the Idle state to a CAM Wait state and sets cache\_hready=0. When hit\_ready is set, the line cache state machine 234 transitions from the CAM Wait state back to the Idle state and sets rd\_en=1 and cache-hready=1.

transitions from the CAM Wait state to a Set Fetch state and performs update\_cam and sets int\_fetch=1. Update\_cam includes the following actions/steps: stores part of requested address into the CAM entry that is indexed by a value retrieved from the least frequently used page logic. When data\_ready is set, the line cache state machine 234 transitions from the Set Fetch state to a Wait Last state and sets rd\_n=1 and cache\_hready=1. When lat\_cnt and lc\_map\_en are set, the line cache state machine 234 transitions from the Set Fetch state back to the Idle state and sets rd\_en=1, cache\_hready=1 and int\_fetch\_req=0.

[0069] When Ic\_map\_en is set, the line cache state machine 234 transitions from the Wait Last state to a Check state and sets cache\_hready=0. When hit\_ready is set, the line cache state machine 234 returns from the Check state to the Wait Last state and sets cache\_hready=1. When hit\_wait is set, the line cache state machine 234 transitions from the Check state to a Hit Wait state. When hit\_ready is set, the line cache state machine 234 transitions from the Hit Wait state back to the Wait Last state and sets rd\_n=1 and cache hready=1.

[0070] When a miss occurs, the line cache state machine 234 transitions from the Check state to the Set Fetch state and performs update\_cam and int\_fetch\_req=1. When hit and last\_cnt are set, the line cache state machine 234 transitions from the Check state to the Idle state and sets rd\_en=1, cache\_hready=1 and int\_fetch\_req=0. When data\_ready and last\_cnt are set,

the line cache state machine 234 transitions from the Hit Wait state to the Idle state and sets rd\_en=1, cache\_hready=1 and int\_fetch\_reg=0. When last\_cnt and Ic map en are set, the line cache state machine 234 transitions from the Wait Last state to the Idle state. The hit\_ready state is set when [hit & (cam\_hit\_addr=fetched\_pg\_addr) & dataready | hit & (cam\_hit\_addr! = fetched\_pg\_addr)]. The hit\_wait state is set when [hit & (cam\_hit\_addr = fetched\_pa\_addr) & data\_ready)].

[0071] More generally, the lc\_map\_en signal is set when the line cache is requested for data access. The hit\_ready signal is set when the requested data is in the cache and available. The data\_ready signal is set when a miss occurs, data from the buffer or flash is retrieved and the requested data is available (even though the burst may not be complete). The last cnt signal is set when the last byte of a burst is available for the cache. The hit wait state is set after a miss, data arrives for the first request and a subsequent request is made from the same page but is not yet available. The hit signal is set when the requested data is in the cache and available.

[0072] As described above, the line cache state machine is modified based on inputs from one or more circuits, for example from the least used page device, which identifies the least used page and replaces the least used page. As can be appreciated, other inputs may be used in addition and/or instead of these inputs. For example, the operation and/or transitions of the line cache state machine can be modified based upon internal states of one or more of the

CPUs connected thereto. For example, the least used page algorithm may be used to identify a least used page and a second least used page when a miss occurs. The least used page is flushed unless internal states of a CPUs will probably need in the near future as determined by the internal state of the CPU. If the least used page will probably be used by the CPU soon, the second least used page can be replaced instead of the least used page. The least used page algorithm also may provide a list that ranks the pages from least to most used pages to provide additional replacement flexibility when the internal states of the CPU(s) are being monitored. Therefore, more than one least used page may be saved if it is likely that the CPU will need the page in the near future.

[0073] Referring now to FIG. 14, one exemplary implementation that modifies the line cache state machine based upon internal states of the CPU(s) is shown generally at 340. Control begins in step 344. In step 346, control determines whether a miss occurs. If not, control loops back to step 346. If true, control sets a current least used page to a least used page (LUP) identified by the least used page device. In step 349, control checks internal states of the CPU. In step 350, control determines a likelihood that the current LUP will be used by the CPU within a predetermined period. If the current LUP is not likely to be used within the predetermined period as determined in step 352, the current LUP is set equal to the next LUP in step 354. Control loops from step 354 to step 350. If the current LUP is likely to be used within the predetermined period

as determined in step 352, the current LUP is replaced by the fetched data in step 356 and control ends in step 360.

[0074] FIG. 15 is a functional block diagram of a line cache controller for a single memory device such as flash memory. FIG. 16 illustrates a line cache state machine for the line cache controller of FIG. 15. S0 is an Idle state that is entered after a reset or after a normal return of an operation. S1 is a ReadAck1 (Read Acknowledge 1) state that is entered from Idle state when CPU requests a read via a read (read) signal. During this state, the FSM performs a read ahead from linecache (rd\_en=1) and deasserts hready (cache\_hready=0). TS01 = read. (transition from state S0 to state S1 = read).

[0075] In S1, if a hit is detected via the cam look up hardware, the FSM goes back to idle state. hready is asserted (cache\_hready=1). The valid read ahead hit data during TS01 is returned to the CPU. Otherwise, the FSM goes to S2 (Line cache request state). During the TS12, the cache is requested to perform a read and the CAM hardware is updated with the selected least used page pointer. (lc\_req=1, update\_cam=1) S2 is a LREQ (Line Cache Request State). In S2, when the FSM detects a lc\_lack\_end (a level detection of the lc\_lack signal), which indicates the last data from the Flash had arrived, it will go to S8 (Wait End 2 State). During this transition (TS28), the FSM will clear the level detection logic of the lc\_lack and perform a data read from the cache (rd\_en=1, clr\_lack\_end=1). In S2, if the above the condition (TS28) is not true, and the FSM detects a requested data has arrived from the FSM Flash

(f\_hw\_cnt[2:1] = lc\_addr[1:0]), it will go to S3 (Data Arrived State). During this transition, the FSM will perform a read from the cache. (rd\_en=1). Otherwise, the FSM stays in S2.

S3 is a Data Arrive State. In S3, when the FSM detects a CPU [0076] requests a read (following the sequence ... \$3-\$4-\$5-\$6-\$7-\$3 which will be explained later), it will go to S5 (Data Wait 1 State). During TS35, it will do a read ahed from the cache and deassert the hready(rd\_en=1 and cache\_hready=0). Otherwise, the FSM will go to S4 (Wait End 1 State) following the sequence S1-S2-S3-S4. During this TS34, the hready signal is asserted (cache\_hready=1). The requested data is returned to CPU. S4 is a Wait End 1 State. In S4, when the FSM detects a CPU read request (following the returning of the requested data of the previous read in TS34), the FSM will go to S5 (read Acknowledge 3 state). Read ahead from the cache is performed and hready is deasserted (cache\_hready=0 and rd\_en=1). If TS45 is not true and the FSM detects a lc\_lack\_end, which indicates the end of the data fetching from the Flash, it will go back to the Idle State. Otherwise it will stay in S4. S5 is a Read Acknowledge 2 State. In S5, when the FSM detects a lc lack end and a hit from the CAM logic, it will go back to idle state, clear the level last ack detection logic and assert the hready (cache\_hready=1 and clr\_lack\_end=1). This is the condition when the fetching of the full page of the first data request is finished and the following second data request is a hit of the same fetching page. In S5. if TS50 is not true and the FSM detects a hit on a different page than the current

fetching page (wr\_ptr[4:2]!=lut), the FSM will go to S4 and it asserts hready (cache)hready=1). It will return the requested hit data from the different hit page. In S5, if TS50 & TS54 conditions are not true and the FSM detects a hit in the same page (wr\_ptr[4:2] == lut), it will go to S6 (Wait Data 1 State). In S5, if TS50

State. This indicates the end of the fetching of a full requested page.

& TS56 are not true and the FSM detects a lc lack end, it will go back to the Idle

clr\_lack\_end is used to clear the level last ack detection logic. In S5, if TS50 &

TS54 & TS56 are not true, the FSM will stay in S5.

Marvell Ref. No. MP0390

[0077] S6 is a Wait Data 1 State. In S6, FSM will go to S7 (Wait Data 2 State) and perform a read ahead (rd\_en=1). This state is entered when the following data request is a hit of the current fetching page.

[0078] S7 is a Wait Data 2 State. In S7, when the FSM detects a last ack, it goes back to the idle state and returns the 2nd requested hit data in the current fetching page. (cahce\_hready=1 and clr\_lack\_end=1). In S7, if TS70 is not true and the requested data has not arrived yet (manteca\_hw\_cnt[2:1]<lc\_addr[3:2]), the FSM will go to S2 (Line Cache Request State). It will stay in this state to wait for the data to arrive. In S7, if TS70 and TS72 are not true, the FSM will go to S3 and assert hready. This indicates that the second hit requested data has arrived but the last fetching data has not arrived yet. The FSM go to this to wait for the last fetching data to arrive via the last ack signal. S8 is a Wait End 2 State. When in this state, the FSM will go

back to idle and returned the hit data which in this case is the last fetching data. The FSM asserts the hready signal (cache\_hready=1).

[0079] The following are line cache state machine flows for the state machine in FIG. 16: Example 1 assumes that there is a miss, data return 1, data 2 request and data 2 is on the same page but not available. The state flow is as follows:

> S0 S1 S2 S3 S4 S5 S6 S7 S2 S3 S4 S0 S0 S1 S2 S3 S4 S5 S6 S7 S3 S4 S0 S0 S1 S2 S3 S4 S5 S6 S7 S2 S8 S0 S0 S1 S2 S3 S4 S5 S6 S7 S0 S0 S1 S2 S3 S4 S5 S0 S0 S1 S2 S3 S4 S0 S1 S0

[0800] Example 2 assumes data miss, data 1 return, data 2 request, and data 2 is hit while current page is fetching:

> S0 S1 S2 S3 S4 S5 S1 S2 S3 S4 S5 S4 S0 S0 S1 S2 S3 S4 S5 S1 S2 S3 S4 S5 S0 S0 S1 S2 S3 S4 S5 S1 S2 S3 S4 S0 S1 S0

[0081] Example 3 assumes a miss followed by another miss:

> S0 S1 S2 S3 S4 S5 S1 S2 S3 S4 S5 S0 S0 S1 S2 S3 S4 S0 S1 S2 S3 S4 S0

[0082] FIGs. 17A-17D illustrate hit and miss examples for the state machine of FIG. 16. In FIG. 17A, data is a miss. 8 burst of 16 is fetched from the

PATENT TRADEMARK OFFICE

G:\mwiggins\5059 Marvel\000090\_MP0390\APP\_MP0390\_MDW\_7\_24\_03.doc 24

flash to the selected page (based on the least used page select algorithm). The fetching starts at time t0. Data is sent to the CPU at time t1. The fetching is finished at time t2.

[0083] In FIG. 17B, the second data is hit in the same page, which was just fully fetched. The fetching starts at time t0. Data1 is send at time t1 and the page is fully fetched at time t2. Data 2 is requested by the CPU at time t3 and is sent at time t4 (where t0 < t1 < t2 < t3 < t4 < t5).

[0084] In FIG. 17C, the second data is hit in the same page, which is currently fetched but not completely fetched. Data1 is sent at time t1. Data2 is requested at time t2. Data2 is sent at time t3. The page is fully fetched at time t4 (where t0 < t1 < t2 < t3 < t4 < t5).

[0085] In FIG. 17D, data is a hit on a different page when the current page is fetching. Data1 is requested and page 0 starts to be fetched at time t0. At time t1, data1 is sent to the CPU. Data2 is a miss that is requested by CPU at time t2. The page 0 is fully fetched at time t3. Page 1 starts to be fetched at time t4. Data2 is sent to the CPU at time t5. Data 3, which is a hit on page 0, is requested. Data 2 is sent to the CPU at time t6. Page 1 is fully fetched at time t7.

[0086] FIG. 18 are waveform diagrams illustrating timing during a hit for the state machine of FIG. 16. FIG. 19 are waveform diagrams illustrating timing during a miss after miss for the state machine of FIG. 16. FIG. 20 are waveform diagrams illustrating timing during a miss for the state machine of FIG. 16. FIG.

21 are waveform diagrams illustrating timing during a hit when the fetching of a first miss is in progress for the state machine of FIG. 16.

[0087] FIG. 22 illustrates steps of a simplified functional block diagram for hit and misses. Control begins in step 400. In step 402, control determines whether there is a CPU read request. If not, control returns to step 402. Otherwise, control continues with step 404 and compares the requested CPU address with the base address of each page. An address translation step may precede step 404. In step 406, control determines whether there is a hit or match. If not, the CPU is stalled in step 408. In step 409, the least used page is flushed from the cache. In step 410, the 4 LSB of the CPU address are reset before fetching the data. In step 412, the data at the fetch address is retrieved and stored in the open cache page. In step 414, the base address for the cache page is set equal to the fetch address.

[0088] If there is a match in step 406, control determines whether the data is received from the flash. If not, the CPU is stalled for a predetermined period in step 424 and control returns to step 420. If the data is received in step 420, control sends the data to the CPU in step 426 and the Least Sequential Used Flag for the page is set equal to 0.

[0089] FIG. 23 illustrate address mapping and pointer descriptions for the line cache controller of FIG. 15.

[0090] Those skilled in the art can now appreciate from the foregoing description that the broad teachings of the present invention can be implemented

in a variety of forms. Therefore, while this invention has been described in connection with particular examples thereof, the true scope of the invention should not be so limited since other modifications will become apparent to the skilled practitioner upon a study of the drawings, the specification and the following claims.